Skip to content

Pull requests: Xilinx/SLASH

New pull request New
10 Open 119 Closed
10 Open 119 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Fix 200Gb/s interface indexing
#209 opened Aug 27, 2026 by mariodruiz Collaborator Loading…
1
Refactoring install scripts and docs
#208 opened Aug 27, 2026 by quetric Collaborator Loading…
1
feat(rp1): add graph api follow-up fixes and optimizations
#205 opened Aug 26, 2026 by amd-vserbu Collaborator • Draft
refactor(libvrtdpp): Refactor around Connection
#204 opened Aug 26, 2026 by amd-vserbu Collaborator • Draft
fix(reset): coordinate V80 SBR with PCIe hotplug
#203 opened Aug 26, 2026 by amd-vserbu Collaborator • Draft
feat(driver): use indirect QDMA interrupts
#202 opened Aug 26, 2026 by amd-vserbu Collaborator • Draft
Add a third physical function to access HBM and DDR from BAR.
#197 opened Aug 25, 2026 by hpc-aulmamei Contributor • Draft
Added slave bridge and qdma mastering to service and compute shells.
#190 opened Aug 17, 2026 by hpc-aulmamei Contributor • Draft
2
1
System-emulated accelerators (slash_sysemu) documentation Improvements or additions to documentation enhancement New feature or request
#152 opened Jul 10, 2026 by JOOpdenhoevel Contributor Loading…
9
Insert AXI Firewalls in RM on AXILite path
#110 opened Jun 9, 2026 by quetric Collaborator • Draft
@quetric
ProTip! Add no:assignee to see everything that’s not assigned.