#
efabless
Here are 10 public repositories matching this topic...
Creating this repo to document the learnings from the workshop Advanced Physical Design using OpenLANE/SKY130 conducted by VSD
-
Updated
Aug 7, 2022
T1C — Open-source AI accelerator architecture by ADDX Entp, created by Sarthak. Explore open silicon, digital in-memory computing, and LLM hardware.
open-source machine-learning hardware hardware-designs vlsi risc-v semiconductor efabless chip-design ai-hardware ai-accelerator ai-chip t1c llm-hardware dimc open-silicon digital-in-memory-computing addx-entp
-
Updated
Sep 5, 2026
8 bit RISC Processor for SKY 130nm process
-
Updated
Jun 17, 2024 - Verilog
A Linux-Local Installation of TT tools at version parity with TinyTapeout Selected Versions (see branch name)
magic verilog systemverilog icarus-verilog gtkwave vlsi klayout cmos netgen ngspice icarus verilator openroad skywater efabless openlane xschem tinytapeout surelog synlig
-
Updated
Sep 25, 2024 - Shell
Add this topic to your repo
To associate your repository with the efabless topic, visit your repo's landing page and select "manage topics."