Skip to content
#

algorithmic-efficiency

Here are 7 public repositories matching this topic...

Language: All
Filter by language

Parallel FPGA architecture for prime number discovery based on the Cyclic Prime Emergence Algorithm, featuring O(1) per-step primality check without memory.

  • Updated Jun 15, 2026
  • VHDL

Add this topic to your repo

To associate your repository with the algorithmic-efficiency topic, visit your repo's landing page and select "manage topics."

Learn more